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A Generic Architecture for Programmable TracShaper for High Speed NetworksKrishnan K. Kailasy Ashok K. Agrawalazfkrish, agrawalag@cs.umd.eduyDepartment of Electrical EngineeringzDepartment of Computer ScienceUniversity of MarylandCollege Park, MD 20742, USAS. V. Raghavansvr@iitm.ernet.inDepartment of Computer Science & EngineeringIndian Institute of Technology, Madras, India.AbstractTrac shapers by preventing congestion and smoothing the trac, play animportant role in realizing the trac control schemes employed in high speednetworks to ensure the Quality of Service (QoS) requirements of the appli-cation. In this report, we present a generic architecture for programmabletrac shaper for high speed networks. The programmability of the proposedarchitecture is illustrated by implementing some of the existing trac shap-ing schemes. The architectural design issues of the proposed scheme aredescribed and discussed.1 IntroductionNetwork applications with real-time constraints and high bandwidth require-ments such as distributed multimedia applications are made feasible withthe advent of Asynchronous Transfer Mode (ATM) networks [10]. The calladmission control (CAC) functions of ATM network and the associated pro-tocols allow the applications to specify the trac characteristics as well asquality of service (QoS) requirements at the call setup time. In order to1
guarantee these negotiated QoS requirements, several trac policing andcongestion avoidance schemes are employed. One such scheme is the traf-c shaper, which is usually located at the source end to regulate the cellsadmitted into the network, there by preventing congestion and providingsmooth trac.In this report, we present a generic architecture of a programmable traf-c shaper. The generic architecture discussed here may be used for im-plementing any of the currently existing trac shaping techniques. Someof the hardware architectures considered and the implementation issues ofthe proposed architecture are described in section 5. Section 6 gives nalconclusion and some pointers to future research in this topic.2 Trac ShapingProviding QoS guarantees and maximizing the bandwidth utilization are twoconicting requirements, especially when bursty trac is to be supportedby the network. Several bandwidth management schemes such as peak-rateallocation, minimum throughput allocation and bursty trac specication,and a number of congestion control schemes such as preventive, reactive andadaptive congestion control schemes were proposed to address this issue [9,1]. Hence, trac shaping at the source is essential to guarantee QoS and toavoid congestion.The basic idea behind trac shaping is to control the input trac so thatit is amenable to the scheduling mechanism at the switches for providing therequired QoS guarantees. Several mechanisms have been proposed for tracshaping. These may be broadly classied into two groups viz., Leaky buckettype mechanisms and window based mechanisms. Performance comparisonof the above mentioned trac shaping schemes can be found in [8]. A ex-ible shift register based trac shaping (SRTS) scheme [4, 5, 6, 7] proposedrecently claims to have better the performance gures in comparison withleaky bucket scheme. SRTS scheme is based on the temporal prole of thepacket stream admitted by the shaper over a xed time frame. We furthergeneralize this idea in our proposed generic trac shaping scheme whichcan implement any of the existing schemes separately or as a combinationof them. 2
3 Towards A Generic Trac Shaping Scheme3.1 MotivationOur motivation for a generic trac shaping scheme is based on the followinggeneral properties and requirements for good source trac shaping:1. The shaping scheme should be easily programmable.2. The trac shaper should be independent of any specic policing mech-anism.3. The shaping scheme should be able to describe a wide range of tracbehaviors [3].4. The shaping rules should make it easy to describe trac patterns tothe network [3].5. The shaping scheme should be easy to police [8].6. The scheme should be fast, simple and cost eective to implement inhardware so that trac shaping can be done in real-time [8].7. The dynamic reaction time of the mechanism should be short to avoidooding of the buers in the network [8].The rst two requirements are for making the trac shaper generic sothat the best trac shaping mechanism can be chosen based on the traccharacteristics and QoS requirements. The items 3{5 are more applicableto the technique used for policing the trac. The last two requirements aremeant to cope with the volume and burstiness of the variable bit rate tracgenerated by video/audio sources and to maintain their isochronous traccharacteristics.3.2 Trac shaping based on temporal proleWe make use of the temporal history prole of the input as well as outputstreams to monitor and shape the trac ow. The block schematic of thetrac shaper is shown in Fig. 1. The temporal proles of the input andoutput streams are stored in the trac shaper. A programmable windowingmechanism is provided to access this history prole information. The binarydecision to admit or hold a packet is computed in real-time based on the3
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Figure 1: Block schematic of a generic programmable trac shaperIn the following three sections we illustrate the programmability of theproposed scheme by implementing three common admission control schemesviz., the leaky bucket (LB) scheme, window-based (Jumping window) schemesand SRTS scheme.3.3 Implementation of Leaky Bucket SchemeLeaky bucket (LB) scheme and its variants basically emphasize bandwidthenforcement [2] by limiting the cell admission rate to a negotiated rate. Thecells are admitted in this scheme only when it can draw a token from a tokenpool of nite capacity, say . The token pool is replenished with new tokensat a xed rate. This scheme can be implemented very easily by making useof the temporal prole of the output stream with slot time  = 1=r, where ris the peak rate. The admission function for LB scheme may be dened as:4
fa = ( 1 if n(W) < 0 otherwise.where n(W) is the number of cells admitted in a window of  time slots.3.4 Implementation of Window-based Trac shaping SchemesWindow-based schemes can be directly implemented on our proposed generictrac shaper. For example, a Jumping Window mechanism can be imple-mented with an admit function dened by:fa = ( 1 if n(W(0;i)) < N for 0  i  0 otherwise.where n(W(0;i)) is the number of cells admitted in the window (0; i) and is the window width. i is incremented at every time slot and reset to 0when it reaches  for \jumping" to the new window.3.5 Implementation of Shift Register Trac ShaperThe Shift Register Trac Shaper (SRTS) is a new window based tracshaping scheme. SRTS can adjust the burstiness of the input trac toobtain reasonable bandwidth utilization while maintaining statistical serviceguarantees [4, 5, 6, 7]. The SRTS admit control function makes use of thetemporal history (maintained by a shift register) of the cells admitted. Theadmit function is dened by:fa = ( 1 if (n(W1) < n1) ^ (n(W2) < n2) ^ (n(W3) < n3) ^   0 otherwise.where n(Wi) is the number of cells admitted in i th window. This schemepermits controlled burstiness by choosing appropriate values for windowwidths and maximum number of cells admitted (ni) in each window.4 Generic Architecture for Programmable Traf-c ShapersIn this section we describe the nal architecture and two intermediate ar-chitectures which lead to the nal architecture of the programmable trac5
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FunctionFigure 2: Trac shaper architecture using shift register4.1 Shift register and interconnection networkFig. 2 shows a preliminary architecture based on a shift register to keeptrack of the temporal prole as in the SRTS scheme proposed in [4]. An-bit long shift register is used to store the temporal history of the cellsadmitted in the last n time slots, where each time slot  = 1=N and N isthe current peak rate. A 0 in the shift register indicates absence and a 1indicates presence of a cell arrival or admission in the referred time slot. Theobservation windows are realized by m number of m-to-1 selectors, each onehas an address input to specify the shift register stage to be selected. A set ofm counters are used to count the number of cells admitted or arrived withineach window by incrementing the count when a 1 enters and decrementingthe count when a 1 leaves out of the window associated with the counter.6











SCFigure 3:  clock generation from main-CLK for \soft" discretizationThe basic problem with this architecture is that all the windows shouldstart from one common point. A solution to this problem is to have aninterconnection network (say, a crossbar switch) to connect any shift registerstage to any counter so that the window boundaries can be anywhere withinthe shift register. This will result in a very complex circuit to make it fullyprogrammable. 7
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Figure 4: Generic Trac Shaper Architecture using FIFOThe contents of the FIFO can be accessed by the k ALUs as a registerbank through simple switches and buers as shown in the Fig. 4. The admitfunction fa is computed as a boolean function of the ALU outputs.8






-bit COUNTERlFigure 5: Circuit for programmable time granularityALU and the associated logic for computing the admit function. Hence thetime critical path for our architecture is identied as FIFO accessing logicand the ALU. Since our computations are done in parallel by multiple ALUswith specialized hardware for computations, the main-CLK speed as highas 50MHz is feasible with the 1.2 CMOS technology. Another factor whichdecides the main-CLK speed is the the size of the counters (see Fig. 3) usedto derive  from the main-CLK.5 Comments and ConclusionIn this report we have proposed a generic an architecture for a programmabletrac shaper for high speed networks. The programmability of our archi-tecture is illustrated by implementing various schemes. The hardware com-plexity and implementation feasibility issues of the proposed architecture areexplored. The proposed architecture may be used for implementing adap-tive congestion control schemes because of its capabilities to program thetrac shaping scheme or parameters on-line. The ability to characterizeand control the burstiness of the trac as a function of input and outputstream makes this architecture a potential candidate in implementing con-gestion control schemes for multimedia type of real-time applications. Thefeasibility of implementing a scheme for selectively discarding cells makinguse of this architectural framework for supporting specic standards likeMPEG video is yet to be explored. The hardware simulation and VLSIimplementation of the proposed architecture need to be carried out.6 AcknowledgmentWe would like to thank S. Radhakrishnan of Indian Institute of Technology,Madras, India for suggesting a hardware implementation of \soft" discretiza-tion technique. 10
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